Skip to content
Snippets Groups Projects
Select Git revision
  • 109-clean-up-of-scdds-class-methods
  • tcvscd
  • tcvscd-iterpcssp-tests1
  • 108-add-support-for-simple-busdefs-in-wrapper-class
  • rtccode-spcscddev-test1
  • feature/struct-parameters
  • master default protected
  • project_class_diagram
  • fix_rtc_make_dict
  • scddev-matlab2023a
  • june-2023-upgrades+matlab2022a
  • fix-wg-mds-upload
  • bus-exciter1
  • tcvrtdevXX_rtccode_integration
  • unity-rfm-layout-in-expcodes
  • test-matlab2023a
  • test-matlab2022a
  • 85-parametrization-of-referenced-models
  • feature/headers-fix
  • project-test1
20 results
Compare
Federico Felici's avatar
Add logic for parent algorithms
Federico Felici authored 
In case algorithm inherits data dicationary objects
from another algorithm
e4154648
History
Federico Felici's avatar e4154648
History